
Preliminary Technical Data
AD1935/AD1936/AD1937/AD1938/AD1939
Rev. Pr
I
| Page 23 of 30
REGISTER DEFINITIONS
Register format
Bit
Global Address
23:17
R/W
16
Register Address
15:8
Data
7:0
Table 16
Note 1: The format is the same for I
2
C and SPI.
Note 2: Global address for the AD193X series is 0x04, shifted left 1 bit due to the R/W bit.
Note 3: In I
2
C, ADR0 and ADR1 are ORed into bits 17 and 18 to provide multiple chip addressing.
Note 4: All registers are reset to 0, except for the DAC volume registers which are set to full volume.
Register addresses and functions
Address
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Function
PLL and Clock Control 0
PLL and Clock Control 1
DAC Control 0
DAC Control 1
DAC Control 2
DAC Individual Channel Mutes
DAC 1L Vol Control
DAC 1R Vol Control
DAC 2L Vol Control
DAC 2R Vol Control
DAC 3L Vol Control
DAC 3R Vol Control
DAC 4L Vol Control
DAC 4R Vol Control
ADC Control 0
ADC Control 1
ADC Control 2
Table 17